 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 5816 4-TO-16 LINE LATCHED DECODER/DRIVERS 5816 Data Sheet 26186.10 4-TO-16 LINE LATCHED DECODER/DRIVERS DIODE 0-7 COMMON OUT0 OUT1 OUT2 OUT3 OUT4 OUT 5 ABSOLUTE MAXIMUM RATINGS at TA = 25C Output Voltage, VCE . . . . . . . . . . . . . . 60 V Logic Supply Voltage, VDD . . . . . . . . . 15 V Input Voltage Range, VIN . . . . . . . . . . . -0.3 V to VDD + 0.3 V Output Current, IC . . . . . . . . . . . . . 500 mA Package Power Dissipation, PD . . . . . . . . . . . . . . . . . . . See Graph Operating Temperature Range, TA . . . . . . . . . . . . . . . -20C to +85C Storage Temperature Range, TS . . . . . . . . . . . . . . -55C to +150C Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges. T C UY DL ON RO PE DC EN UE IN ER TF NE OR SC OR I DF -- OUTPUT ENABLE LOGIC SUPPLY STROBE CHIP ENABLE IN D IN C 28 27 V DD OE ST 26 4 3 2 1 IN B 5 6 7 8 9 K LATCHES 25 IN A K 24 DIODE 8-15 COMMON OUT 15 23 22 OUT 14 DECODER 21 OUT 13 10 11 20 OUT 12 UCN5816EP The UCN5816A and UCN5816EP 4-to-16 line latched decoder/ drivers combine low-power CMOS inputs and logic with 16 highcurrent, high-voltage bipolar outputs. The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS logic. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure an input logic high. The logic operates over a supply range of 5 V to 12 V. A CHIP ENABLE function can be used with two devices for 5-to-32 line decoding applications. The 16 bipolar power outputs are open-collector 60 V Darlington drivers capable of sinking 350 mA continuously. Internal transientsuppression diodes provide protection for use with inductive loads. For ink-jet printer applications, the A5817SEP addressable 28-line decoder/driver is recommended. 19 OUT 11 Dwg. PP-030 The UCN5816A is supplied in a 28-pin dual in-line plastic package with 0.600" (15.24 mm) row spacing. The UCN5816EP is furnished in a 28-lead plastic chip carrier (quad pack) for minimum-area surfacemount applications. Both devices will drive 350 mA loads continuously over the full operating temperature range. OUT 7 13 OUT 6 12 15 17 GROUND GROUND OUT 10 18 OUT 8 16 14 OUT 9 FEATURES s s s s s s Addressable Data Entry 60 V Minimum Output Breakdown CMOS, PMOS, NMOS, TTL Compatible Inputs Low-Power CMOS Logic and Latches Output Transient Protection Output Enable and Strobe Functions Always order by complete part number: Part Number UCN5816A UCN5816EP Package 28-Pin DIP 28-Lead PLCC 5816 4-TO-16 LINE LATCHED DECODER/DRIVERS UCN5816A GROUND CHIP ENABLE STROBE LOGIC SUPPLY OUTPUT ENABLE DIODE 0-7 COMMON OUT 0 OUT 1 OUT 2 OUT 3 1 2 3 4 5 6 7 8 9 10 CE ST V DD OE K DECODER K LATCHES 28 27 26 25 24 23 22 21 20 19 18 17 16 15 GROUND IND IN C INB IN A DIODE 8-15 COMMON OUT15 OUT14 OUT13 OUT 12 OUT11 OUT10 OUT 9 OUT 8 3.0 ALLOWABLE PACKAGE POWER DISSIPATION IN WATTS 2.5 IX FF SU R ', 'A 2.0 A J = /W C 45 1.5 IX FF SU ,R P' 'E 1.0 J A = /W C 55 OUT 4 11 OUT 5 12 0.5 OUT 6 13 OUT 7 14 Dwg. PP-031 0 25 50 75 100 125 150 AMBIENT TEMPERATURE IN C Dwg. GP-028-1A TYPICAL INPUT CIRCUITS VDD V DD TYPICAL OUTPUT DRIVER K IN IN OUT Dwg. EP-010-4A Dwg. EP-010-3 Dwg. EP-021-4 115 Northeast Cutoff, Box 15036 W Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright (c) 1984, 1995, Allegro MicroSystems, Inc. 5816 4-TO-16 LINE LATCHED DECODER/DRIVERS ELECTRICAL CHARACTERISTICS at TA = 25C, VDD = 5 V (unless otherwise specified). Characteristic Output Leakage Current Output Saturation Voltage Symbol ICEX VCE(SAT) Test Conditions VCE = 60 V, TA = +25C IC = 100 mA IC = 200 mA IC = 350 mA, VDD = 7.0 V Input Voltage VIN(0) VIN(1) VDD = 12 V VDD = 5.0 V Input Resistance RIN VDD = 12 V VDD = 5.0 V Supply Current IDD(ON) VDD = 12 V, Outputs Open VDD = 5.0 V, Outputs Open IDD(OFF) All Drivers OFF, All Inputs = 0 V, OE = VDD = 5.0 V All Drivers OFF, All Inputs = 0 V, OE = VDD = 12 V Clamp Diode Leakage Current Clamp Diode Forward Voltage VF IR VR = 60 V, TA = +25C VR = 60 V, TA = +70C IF = 350 mA Min. -- -- -- -- -0.3 10.5 3.5 50 100 -- -- -- -- -- -- -- Limits Typ. Max. -- 0.9 1.1 1.3 -- -- -- 200 600 2.0 1.0 -- -- -- -- 1.5 50 1.1 1.3 1.6 0.8 -- 5.3 -- -- 3.0 1.5 100 200 50 100 2.0 Units A V V V V V V k k mA mA A A A A V 5816 4-TO-16 LINE LATCHED DECODER/DRIVERS CLEAR F STROBE A OUTPUT ENABLE INN D OUTN E E C B C B A C B G G p/o Dwg. No. A-10,895A TIMING CONDITIONS (Logic Levels are VDD and Ground) A. Minimum Data Active Time Before Strobe Enabled (Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 ns B. Minimum Data Active Time After Strobe Disabled (Data Hold Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 ns C. Minimum Strobe Pulse Duration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 ns D. Typical Time Between Strobe Activation and Output On to Off Transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 ns E. Typical Time Between Strobe Activation and Output Off to On Transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 ns G. Minimum Data Pulse Duration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 ns Information present at the inputs is transferred to the latches when the STROBE is high. The latches will continue to accept new data as long as the STROBE is held high. With the STROBE in the low state, no information can be loaded into the latches. Depending on the four address inputs, the 4-to-16 line decoder enables one of the 16 output sink drivers. When the OUTPUT ENABLE is high, all of the outputs are disabled (OFF) without affecting the information stored in the latches. When the OUTPUT ENABLE is low, the outputs are controlled by the information in the latches. When the CHIP ENABLE is low, all of the outputs are disabled (OFF). With two decoder/drivers and an inverter, the CHIP ENABLE function can be used for 5-to-32 line decoding applications. TRUTH TABLE STROBE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 X X CHIP ENABLE 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 X IND (MSB) 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 X X X INC 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 X X X INB 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 X X X INA (LSB) 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 X X X OUTPUT ENABLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X 1 OUTPUTS (OFF unless otherwise specified) OUT0ON OUT1 ON OUT2 ON OUT3 ON OUT4 ON OUT5 ON OUT6 ON OUT7 ON OUT8 ON OUT9 ON OUT10 ON OUT11 ON OUT12 ON OUT13 ON OUT14 ON OUT15 ON QO All OFF All OFF QO = The output condition prior to the high-to-low transition of the STROBE input. X = Irrelevant 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 |
Price & Availability of UCN5816A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |